Picture is only for your reference.
Intel ( Altera )
Product No:
EPM570T100C5N
Manufacturer:
Package:
100-TQFP (14x14)
Batch:
-
Description:
IC CPLD 440MC 5.4NS 100TQFP
Delivery:
Payment:
Please send RFQ , we will respond immediately.
Mfr | Intel |
Series | MAX® II |
Package | Tray |
Mounting Type | Surface Mount |
Number of I/O | 76 |
Package / Case | 100-TQFP |
Product Status | Active |
Programmable Type | In System Programmable |
Base Product Number | EPM570 |
DigiKey Programmable | Not Verified |
Number of Macrocells | 440 |
Delay Time tpd(1) Max | 5.4 ns |
Operating Temperature | 0°C ~ 85°C (TJ) |
Supplier Device Package | 100-TQFP (14x14) |
Voltage Supply - Internal | 2.5V, 3.3V |
Number of Logic Elements/Blocks | 570 |
EPM570T100C5N ALTERA INTEL Description
The MAX® II family of instant-on, non-volatile CPLDs is based on a 0.18-µm, 6-layer-metal-flash process, with densities from 240 to 2,210 logic elements (LEs) (128 to 2,210 equivalent macrocells) and non-volatile storage of 8 Kbits. MAX II devices offer high I/O counts, fast performance, and reliable fitting versus other CPLD architectures. Featuring MultiVolt core, a user flash memory (UFM) block, and enhanced in-system programmability (ISP), MAX II devices are designed to reduce cost and power while providing programmable solutions for applications such as bus
bridging, I/O expansion, power-on reset (POR) and sequencing control, and device configuration control.
EPM570T100C5N ALTERA Features
The MAX II CPLD has the following features:
■ Low-cost, low-power CPLD
■ Instant-on, non-volatile architecture
■ Standby current as low as 25 µA
■ Provides fast propagation delay and clock-to-output times
■ Provides four global clocks with two clocks available per logic array block (LAB)
■ UFM block up to 8 Kbits for non-volatile storage
■ MultiVolt core enabling external supply voltages to the device of either
3.3 V/2.5 V or 1.8 V
■ MultiVolt I/O interface supporting 3.3-V, 2.5-V, 1.8-V, and 1.5-V logic levels
■ Bus-friendly architecture including programmable slew rate, drive strength,
bus-hold, and programmable pull-up resistors
■ Schmitt triggers enabling noise tolerant inputs (programmable per pin)
■ I/Os are fully compliant with the Peripheral Component Interconnect Special
Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 3.3-V
operation at 66 MHz
■ Supports hot-socketing
■ Built-in Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry
compliant with IEEE Std. 1149.1-1990
■ ISP circuitry compliant with IEEE Std. 1532
Feature | EPM240 EPM240G |
EPM570 EPM570G |
EPM1270 EPM1270G |
EPM2210 EPM2210G |
EPM240Z | EPM570Z |
LEs | 240 | 570 | 1270 | 2210 | 240 | 570 |
Typical Equivalent Macrocells | 192 | 440 | 980 | 1,700 | 192 | 440 |
Equivalent Macrocell Range | 128 to 240 | 240 to 570 | 570 ot 1240 | 1240 to 2210 | 128 to 240 | 240 to 570 |
UFM Size (bits) | 8,192 | 8,192 | 8,192 | 8,192 | 8,192 | 8,192 |
Maximum User I/O pins 8 | 80 | 160 | 212 | 272 | 80 | 160 |
tPD1 (ns) (1) | 4.7 | 5.4 | 6.2 | 7 | 7.5 | 9 |
fCNT (MHz) (2) | 304 | 304 | 304 | 304 | 152 | 152 |
tSU (ns) | 1.7 | 1.2 | 1.2 | 1.2 | 2.3 | 2.2 |
tCO (ns) | 4.3 | 4.5 | 4.6 | 4.6 | 6.5 | 6.7 |
Notes to Table 1–1:
(1) tPD1 represents a pin-to-pin delay for the worst case I/O placement with a full diagonal path across the device and combinational logic
implemented in a single LUT and LAB that is adjacent to the output pin.
(2) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay will run faster than this number.
Device | Speed Grade | |||||
-3 | -4 | -5 | -6 | -7 | -8 | |
EPM240 EPM240G |
√ | √ | √ | - | - | - |
EPM570 EPM570G |
√ | √ | √ | - | - | - |
EPM1270 EPM1270G |
√ | √ | √ | - | - | - |
EPM2210 EPM2210G |
√ | √ | √ | - | - | - |
EPM240Z | - | - | - | √ | √ | √ |
EPM570Z | - | - | - | √ | √ | √ |
MAX II devices are available in space-saving FineLine BGA, Micro FineLine BGA, and thin quad flat pack (TQFP) packages (refer to Table 1–3 and Table 1–4). MAX II devices support vertical migration within the same package (for example, you can migrate between the EPM570, EPM1270, and EPM2210 devices in the 256-pin FineLine BGA package). Vertical migration means that you can migrate to devices whose dedicated pins and JTAG pins are the same and power pins are subsets or supersets for a given package across device densities. The largest density in any package has the highest number of power pins; you must lay out for the largest planned density in a package to provide the necessary power pins for migration. For I/O pin migration across densities, cross reference the available I/O pins using the device pin-outs for all planned densities of a given package type to identify which I/O pins can be migrated. The Quartus® II software can automatically cross-reference and place all pins for you when given a device migration list.
Device | 68-Pin Micro FineLine BGA (1) |
100-Pin Micro FineLine BGA (1) |
100-Pin FineLine BGA |
100-Pin TQFP |
144-Pin TQFP |
144-Pin Micro FineLine BGA (1) |
256-Pin Micro FineLine BGA (1) |
256-Pin FineLine BGA |
324-Pin FineLine BGA |
EPM240 EPM240G |
- | 80 | 80 | 80 | - | - | - | - | - |
EPM570 EPM570G |
- | 76 | 76 | 76 | 116 | - | - | 160 | - |
EPM1270 EPM1270G |
- | - | - | - | - | - | 212 | 212 | - |
EPM2210 EPM2210G |
- | - | - | - | - | - | - | 204 | 272 |
EPM240Z | 54 | 80 | - | - | - | - | - | - | - |
EPM570Z | - | 76 | - | - | - | 116 | 160 | - | - |
Note to Table 1–3:
(1) Packages available in lead-free versions only.
Package | 68-Pin Micro FineLine BGA |
100-Pin Micro FineLine BGA |
100-Pin FineLine BGA |
100-Pin TQFP |
144-Pin TQFP |
144-Pin Micro FineLine BGA |
256-Pin Micro FineLine BGA |
256-Pin FineLine BGA |
324-Pin FineLine BGA |
Pitch (mm) | 0.5 | 0.5 | 1 | 0.5 | 0.5 | 0.5 | 0.5 | 1 | 1 |
Area (mm2) | 25 | 36 | 121 | 256 | 484 | 49 | 121 | 289 | 361 |
Length x width (mmxmm) | 5x5 | 6x6 | 11x11 | 16x16 | 22x22 | 7x7 | 11x11x | 17x17 | 19x19 |
MAX II devices have an internal linear voltage regulator which supports external supply voltages of 3.3 V or 2.5 V, regulating the supply down to the internal operating voltage of 1.8 V. MAX IIG and MAX IIZ devices only accept 1.8 V as the external supply voltage. MAX IIZ devices are pin-compatible with MAX IIG devices in the 100-pin Micro FineLine BGA and 256-pin Micro FineLine BGA packages. Except for external supply voltage requirements, MAX II and MAX II G devices have identical pin-outs and timing specifications. Table 1–5 shows the external supply voltages supported by the MAX II family.
Device | EPM240 EPM570 EPM1270 EPM2210 |
EPM240G EPM570G EPM1270G EPM2210G EPM240Z EPM570Z (1) |
MultiVolt core external supply voltage (VCCINT) (2) | 3.3 V, 2.5 V | 1.8 V |
MultiVolt I/O interface voltage levels (VCCIO) | 1.5 V, 1.8 V, 2.5 V, 3.3 V | 1.5 V, 1.8 V, 2.5 V, 3.3 V |
Notes to Table 1–5:
(1) MAX IIG and MAX IIZ devices only accept 1.8 V on their VCCINT pins. The 1.8-V VCCINT external supply powers the device core directly.
(2) MAX II devices operate internally at 1.8 V.
EPM570T100C5N ALTERA EDA / CAD Models